EUV Will Not be Ready For 14nm, says Imec President...
December 28, 2012
EUV will not be ready for 14nm,says the President of Imec, Luc van den Hove.
"I believe the time to decide lithography options for 14nm is basically now, and it's clear EUV is not ready for the challenge," said van den Hove.
One option at 14nm is triple patterning, but this would increase wafer cost by 90% compared to 28nm, said van den Hove.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Six Issues that will Inhibit Profitable Growth in 2010 - Be Ready
- Why IC Prices Will Be High In 2011
- Smartphone ICs Are Not A Comfortable Place To be
- Global semiconductor market will be $313 billion in 2012: SSIA
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing