TSMC Restrictive Design Rules and 32/28nm Yield
September 21, 2009
To follow up one of my most viewed blogs: TSMC 40nm Yield Explained, let’s talk about Restrictive Design Rules (RDRs) and 32/28nm yield. RDRs have been seriously discussed since 65nm, by restricting the freedom layout designers enjoy today a foundry can better guarantee the manufacturability of a semiconductor design. RDRs even have a Wikipedia page.
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Blogs
- Analog Bits Steals the Show with Working IP on TSMC 3nm and 2nm and a New Design Strategy
- Cadence at the TSMC OIP: Pioneering the Future of Semiconductor Design
- Shaping the Future of Semiconductor Design Through Collaboration: Synopsys Wins Multiple TSMC OIP Partner of the Year Awards
- How Cadence and TSMC Are Accelerating AI Silicon Design at Advanced Nodes
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins