Why Modern SoC need cache-coherent NoC?
Launching high technology product on the semiconductor market after your competitors is not necessarily a weakness. NetSpeed has developed NocStudio, a front end optimization design tool helping architects to create SoC architecture bridging the gap with the back end, floor planning and place and route. Created about 20 years after Sonics and 8 years after Arteris, NetSpeed has capitalized on the positive (Sonics and even more Arteris have evangelized the semiconductor industry about how important NoC integration could be for design optimization and to avoid routing congestion) and learn from competitor’s weaknesses, the most crucial being the need for a NoC to support cache-coherency in modern multi-core designs.
Approaching design teams involved into System-on-Chip (SoC) like Application Processors for smartphones and the numerous SoC developed to support Multimedia, Network Processing, Servers, Computing and so on, NetSpeed has realized that their main competitor is internal design team! NetSpeed evaluates that about 80% of the SoC integrates internally developed solutions like proprietary buses, crossbars, and fabrics.
To read the full article, click here
Related Semiconductor IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
- NoC Interconnect IP Generator
- NoC Silicon IP for RISC-V based chips supporting the TileLink protocol
- NoC Verification IP
- FlexGen Smart Network-on-Chip (NoC) IP
Related Blogs
- Why You Need to Consider Energy Efficiency of Your HPC SoC Early On
- Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
- The Five Must-Have Features of Modern Automotive SoC Architectures
- Why Analog Design Challenges Need Breakthrough Technologies
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space