Tale of Twin Metrics: What To Look For When Buying a Verification IP
November 13, 2014
So what do you value in a verification IP? Most people would say two things – reduction in verification execution effort and zero set up time. While execution effort is reduced by "Completeness" of a VIP, the set up time is reduced by making it more "Customizable".
Having said that, in most VIP development projects, one metric gets compromised at the alter of the other. Often times, while making the Verification IP more complete or “Out of the Box”, VIP developers ignore design choices that would lead to easier/faster customization during set up and execution.
In this blog, we take a closer look at these twin metrics. What do they mean? How does one achieve them? Is there a trade-off between the two?
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- World IP Day: A Time to Reflect on the Value of Semiconductor IP
- Rambus CXL IP: A Journey from Spec to Compliance
- Rambus CXL IP: A Journey from Spec to Compliance
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era