Understanding UCIe Design Verification Topologies
UCIe or Unified Chiplet Interconnect Express is the fastest growing chiplet interconnect standard that enables a future where a catalog of chiplets will be available to mix and match based on the chip designs in the sphere of AI, network computing, etc. It is a multi-layer, multi-protocol with well-defined die-to-die interfaces.
Its stack is broken down into three major layers, namely:
- Protocol Layer
- Die-to-Die Adapter Layer and
- Physical Layer
Each of the above-mentioned layers has a wide array of capabilities, such as multi-protocol support (CXL, PCIe, and Streaming), varying interface widths and data rates, protocol multiplexing, and packaging options, to name a few. This gives options to design simple as well as the most sophisticated chiplets based on the end application. As an example, one version of Physical Layer Chiplet design could have Standard Packaging support and another version could support Advanced Packaging with increased link width.
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related Blogs
- Low-Power IC Design: What Is Required for Verification and Debug?
- How to Shift Left on Low-Power Design Verification, Early and Quickly
- Keeping Up with UCIe 1.1 Verification Using Synopsys VIP for UCIe
- Streamline PCIe 6.0 Switch Design with Effective Verification Strategies
Latest Blogs
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC