Understanding UCIe Design Verification Topologies
UCIe or Unified Chiplet Interconnect Express is the fastest growing chiplet interconnect standard that enables a future where a catalog of chiplets will be available to mix and match based on the chip designs in the sphere of AI, network computing, etc. It is a multi-layer, multi-protocol with well-defined die-to-die interfaces.
Its stack is broken down into three major layers, namely:
- Protocol Layer
- Die-to-Die Adapter Layer and
- Physical Layer
Each of the above-mentioned layers has a wide array of capabilities, such as multi-protocol support (CXL, PCIe, and Streaming), varying interface widths and data rates, protocol multiplexing, and packaging options, to name a few. This gives options to design simple as well as the most sophisticated chiplets based on the end application. As an example, one version of Physical Layer Chiplet design could have Standard Packaging support and another version could support Advanced Packaging with increased link width.
To read the full article, click here
Related Semiconductor IP
- MIL-STD-1553 Controller IP
- UFS 5.x Device IP
- UCIe 3.x Controller IP
- Ethernet 800G PCS IP
- CHI to UCIe Bridge IP
Related Blogs
- DDR5 DIMM Design and Verification Considerations
- Low-Power IC Design: What Is Required for Verification and Debug?
- How to Shift Left on Low-Power Design Verification, Early and Quickly
- Keeping Up with UCIe 1.1 Verification Using Synopsys VIP for UCIe
Latest Blogs
- CDM Dependence on Device Capacitance
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era