Understanding PCIe 6.0 Shared Flow Control
July 31, 2023
As the data rate increases in PCIe 6.0, so do the challenges. If we talk in terms of credits, higher data rate means more credits consumed. Today, as the designs are getting complex, the need to have more credits arises. Hence to address this issue, shared credit pool is introduced in PCIe 6.0.
What Is Shared Flow Control?
To read the full article, click here
Related Semiconductor IP
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
- USB Controller
Related Blogs
- Flow Control Credit Updates in PCIe 6.1 ECN
- Understanding PCIe 6.0 Power States: L0p vs L0s vs L1
- Pushing to the Limits: Understanding Lane Margining for PCIe
- PCIE 6.0 vs 5.0 - All you need to know
Latest Blogs
- Why user-terminal silicon will shape LEO’s next phase
- The FCC Is Modernizing UWB Rules. Why It Matters for the Next Wave of Innovation
- SiFive Perspective: RISC-V SPMP Specification Ratification is a Leap Forward for Embedded Security
- From AI-Assisted EDA to AI-Mediated Engineering
- Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP