AI model compression IP
Purpose-built AI model compression IP, combining software compression with hardware decompression for static model data and hardw…
Overview
Purpose-built AI model compression IP, combining software compression with hardware decompression for static model data and hardware compression and decompression for dynamic data, all at extremely low latency.
What it does
AI inference is memory bound. During LLM decode the bottleneck is memory bandwidth, not compute, so the amount of data moved per cycle sets the token rate. ZeroAI removes the waste in that data in real time, freeing both capacity and bandwidth from the memory you already have. It integrates into AI accelerators and memory controllers, for example the digital part of an LPDDR memory controller, and the same technology applies to HBM, GDDR, LPDDR, and DDR.
Static and dynamic data
- Static model data: software compression with hardware decompression.
- Dynamic data such as weights, activations, and KV cache: hardware compression and decompression.
- Lossless by default, so AI model retraining is never required.
The algorithm advantage
The patented ZeroPoint algorithm achieves higher compression than state-of-the-art algorithms while operating at much smaller block sizes (as small as 64 bytes), which is what makes very low, deterministic decompression latency possible on the inference path.
Key specifications
Detailed area, latency, and per-model compression figures are configuration dependent.
| Target data | AI model data: weights, activations, KV cache. Static and dynamic. |
| Architecture | Software compression + hardware decompression for static data; hardware compression and decompression for dynamic data. |
| Memory support | HBM, GDDR, LPDDR, and DDR. |
| Integration | Into AI accelerators and memory controllers, for example the digital part of an LPDDR memory controller. |
| Block size | As small as 64 bytes, enabling low-latency inline operation. |
| Bandwidth improvement | Approximately 20–33% across models and data formats: 17% for INT4, approximately 20% for FP8, 30–33% for BF16/FP16. |
| Compression ratio vs LZ4 / Zstd | INT4: 1.26x vs 1.01 / 1.26 FP4: 1.09x vs 1.01 / 1.09 FP8: 1.26x vs 1.00 / 1.23 BF16/FP16: 1.50x vs 1.00 / 1.29 |
| Decompression throughput / mm² | 128 GB/s per mm². |
| Model retraining | Not required. |
Benefits
- ~50% more usable memory capacity for higher precision and larger context windows
- ~33% higher memory bandwidth, increasing tokens per second
- ~15% lower TCO across memory cost and energy
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Data Compression IP core
Evaluating Lossless Data Compression Algorithms and Cores
Data compression tutorial: Part 3
Firmware Compression for Lower Energy and Faster Boot in IoT Devices
A 32-channel event-based bio-signal analog front-end with adaptive delta and pulse frequency encoding
A configurable FPGA-based multi-channel high-definition Video Processing Platform
Frequently asked questions about Data Compression IP
What is AI model compression IP?
AI model compression IP is a Data Compression IP core from ZeroPoint Technologies AB listed on Semi IP Hub.
How should engineers evaluate this Data Compression?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Data Compression IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.