TSMC Earthquake Damage Redo
March 15, 2010
As you may know I enjoy poking fun at the current state of semiconductor design and manufacture media; sloppy reporting, editors with little or no actual semiconductor experience taking corporate marketing spins on news/events and passing it along as fact.
This time it is the ElectronicsWeakly top viewed article TSMC Loses 40K Wafers In Quake by one of my fellow bloggers David Manners. There was a lot of press on this topic last week but David is the only one to put a number (40,000 wafers, which is significant) on the loss, and he led with it in an article versus his blog (insert sinister music here). The question is: Where did David get a 40,000 wafer loss number?
Related Semiconductor IP
- Junction Over-Temperature Detector with Linear Centigrade-to-Voltage Output - X-FAB XT018
- Performance P570 Gen 3
- UALinkSec Engine
- ASA Motion Link PHY
- Configurable CNN accelerator
Related Blogs
- NVIDIA Claims TSMC 20nm will not Scale?
- The Truth of TSMC 28nm Yield!
- TSMC 28nm Beats Q1 2012 Expectations!
- TSMC versus Intel at 20nm!
Latest Blogs
- Securing Scale-Up AI: Cadence’s Complete UALink Solution
- A Systematic Approach to Robust LVDS Integration in Advanced Node ASICs
- Imagination GPU Driver 26.1: Vulkan Advancements and Android 17 Preview
- The Rise of Physical AI and Robotics: Why Hardware-Based Security is Non-Negotiable
- When Memory Shortages Change Architecture Decisions