The best laid plans of mice and men
March 15, 2012
Last month on these pages I discussed "The elephant in the corner"–the wholly unrealistic IC development schedule nobody dares openly question. In truth, the situation is often much worse than I described. Usually it isn't just one elephant in the corner, there's a herd—a portfolio of projects. In fact, one of the most insidious problems of portfolio management is the failure to adequately verify that project plans are realistic. Because most R&D organizations lack a reliable verification capability, most portfolios end up in chaos—indeed, "the best laid (portfolio) plans of mice and men often go awry."
To read the full article, click here
Related Semiconductor IP
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
- GPU
- V-by-One Verification IP
- AI model compression IP
Related Blogs
- UEC-LLR: The Future of Loss Recovery in Ethernet for AI and HPC
- CNNs and Transformers: Decoding the Titans of AI
- Pushing the Boundaries of Memory: What’s New with Weebit and AI
- Pasteur’s Magic Quadrant in AI: The Fusion of Fundamental Research and Practical
Latest Blogs
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car
- Reprogrammable Post-Quantum Security for SoCs: Why Crypto-Agility Matters
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC