Not your father's Tensilica
Tensilica has been around for quite a long time. Their key technology is a system for generating a custom processor, the idea being to better match the requirement of the processor for performance, power and area as compared with a fully-general purpose control processor (such as one of the ARM processors). Of course generating a processor on its own isn't much use: how would you program it? So the system also generates custom compilers, virtual platform models and so on. Everything that you need to be able to use the processor.
I've said before in the context of ARM that what is most valuable is not the microprocessor design itself, it is the ecosystem that surrounds it. That is the barrier to entry, not the fact that ARM does a reasonable job of implementing processors.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- 2011 and 2012, by Chris Rowen of Tensilica
- Tensilica 4th generation DSP IP is a VPU
- Next-Gen Cadence Tensilica Vision Processor Core Claims Big Performance, Energy Consumption Gains
- Tensilica Vision P6 Processor Core Adopts Deep Learning-Focused Enhancements
Latest Blogs
- Multiple neuromorphic chips, one grid, no new middleware
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures