Rhines Calls For Honesty On Nodes
October 7, 2013
Wally Rhines, CEO of Mentor Graphics, agreed with Malcolm Penn, CEO of Future Horizons, that the measurements put on process nodes have become fictional.
Rhines told the IEF2013 meeting in Dublin that the progress of Moore’s Law, which transistor cost declined 30% every 18 months, and the dictates of the learning curve which meant that a doubling of the volume reduced the cost by 30%, meant thst process became all-important in the semiconductor business.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- ARM 1176 in IBM SOI process demonstrates a cell-based flow
- DRAM vendors look to 40nm process technology to keep DRAM profits flowing next year
- ARM's Cortex-A15: A big step up for the ARM processor architecture. Targeting 32nm and 28nm technology nodes
- Mentor Acquires Magma?
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects