Today's Complex Networking Chips Demand Hardware Emulation
Project teams designing complex switches and routers have turned to hardware emulation as the foundation for their verification strategy to battle network congestion and outages.
We consumers are needy -- the three billion or so of us who use electronic devices want on-demand access to download emails, texts, videos, and all other forms of communications fast and (often) at the same time. It's little wonder, then, that networking switch and router designs have become some of the most complex of all chip designs as their sizes and complexities push north of five-hundred million ASIC-equivalent gates.
It is an axiom that the more complex the chip, the more difficult verification becomes because of all the paths that need to be verified. With embedded software nowadays implementing more and more chip functionality, thorough chip verification and validation is getting out of control. In the network domain, efficiency is critical for higher bandwidth, lower latency, and fewer network failures. Collisions are to be avoided at all costs.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Blogs
- The Future of Hardware Emulation
- A Great Match: SoC Verification & Hardware Emulation
- Hardware Emulation: One Verification Tool, Unending Possibilities
- Risk Avoidance, Hardware Emulation Style
Latest Blogs
- AI in Design Verification: Where It Works and Where It Doesn’t
- PCIe 7.0 fundamentals: Baseline ordering rules
- Ensuring reliability in Advanced IC design
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions