Vendor: SmartDV Technologies Category: Protocol Bridge

LPDDR3 DFI Verification IP

LPDDR3 DFI Verification IP provides an smart way to verify the LPDDR3 DFI component of a SOC or a ASIC.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

LPDDR3 DFI Verification IP provides an smart way to verify the LPDDR3 DFI component of a SOC or a ASIC. The SmartDV's LPDDR3 DFI Verification IP is fully compliant with standard DFI Specification and provides the following features.

LPDDR3 DFI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

LPDDR3 DFI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant with DFI version 3.1 or higher Specifications.
  • Supports LPDDR3 devices compliant with JEDEC LPDDR3 SDRAM Standard JESD209-3.pdf, JESD209-3B.pdf and JESD209-3C.pdf
  • Supports for Read data-eye training
  • Supports for Read gate training
  • Supports for Write date-eye training
  • Supports for CA training
  • Supports for DFI disconnect during training
  • Supports for write data mask and data strobe features.
  • Supports for Power Down features.
  • Supports for Deep Power Down features.
  • Supports all data rates as per specification.
  • Supports for Burst sequence.
  • Supports for input clock stop and frequency change.
  • Supports for Write leveling.
  • Supports for X16 and X32 mode.
  • Supports DRAM Clock disabling feature.
  • Supports Error signaling.
  • Supports Independent Operation & Multi-Configuration Support for LPDDR3.
  • Supports all types of timing and protocol violations detection for timing parameters.
  • Constantly monitors DFI behavior during simulation.
  • Protocol checker fully compliant with DFI 3.1 or higher Specifications.
  • Bus-accurate timing for min, max and typical values.
  • Notifies the test bench of significant events such as transactions, warnings.
  • Built in functional coverage analysis.
  • Supports callbacks, so that user can access the data observed by monitor.

Block Diagram

LPDDR3 DFI VIP block diagram

Benefits

  • Faster test bench development and more complete verification of LPDDR3 DFI designs.
  • Easy to use command interface simplifies monitor control and configuration.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the LPDDR3 DFI testcases.
  • Complete UVM/OVM sequence library for LPDDR3 DFI controller.
  • Examples showing how to connect and usage of Model.
  • Detailed documentation of all classes, tasks and functions used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
LPDDR3 DFI VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force one-size-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Contact SmartDV Technologies

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is LPDDR3 DFI Verification IP?

LPDDR3 DFI Verification IP is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP