The wait is over - JEDEC Announces JESD79-5, DDR5 SDRAM VIP for High Performance Computing
July 21, 2020
JEDEC recently announced the ratification of JESD79-5 DDR5 SDRAM to support the standardization of next-generation memory devices, catering to demand from rapid expansion in high performance computing and data center applications. This new standard promises to deliver 2X memory bandwidth, 4X larger density dies, and much improved power efficiency (1.1V Vdd). The DDR5 DIMM will operate in dual-channel mode all on its own, with two 40-bit fully independent sub-channels on the same module.
To read the full article, click here
Related Semiconductor IP
- DDR5 IP solution
- DDR5 DFI Verification IP
- DDR5 NVRAM Memory Model
- DDR5 DIMM Memory Model
- DDR5 Memory Model
Related Blogs
- JEDEC UFS 3.0 Now Available in Cadence VIP Portfolio - For Mobile and Automotive Markets
- Industry's First LPDDR5 IP & VIP Solution Extending Leadership in DDR5/LPDDR5
- An inconvenient truth about using DDR3 SDRAM for embedded designs
- IP would be nothing without VIP...
Latest Blogs
- Introducing SKL: The SiFive Kernel Library
- IDS-NoC: A Scalable Interconnect Solution for Modern SoC Design
- Leading-edge AI IC designs demand comprehensive HAV methodologies
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- AI Semiconductor Design at 3nm and 2nm: Silicon-Proven IP