Vendor: SmartDV Technologies Category: Protocol Bridge

LPDDR3 DFI Synthesizable Transactor

LPDDR3 DFI Synthesizable Transactor provides a smart way to verify the LPDDR3 DFI component of a SOC or a ASIC in Emulator or FPG…

Contact Provider Request Datasheet

Overview

LPDDR3 DFI Synthesizable Transactor provides a smart way to verify the LPDDR3 DFI component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's LPDDR3 DFI Synthesizable Transactor is fully compliant with standard DFI version 3.1 or higher Specifications and provides the following features.

Key features

  • Compliant with DFI version 3.1 or higher Specifications.
  • Supports LPDDR3 devices compliant with JEDEC LPDDR3 SDRAM Standard JESD209-3.pdf, JESD209-3B.pdf and JESD209-3C.pdf
  • Supports for Read data-eye training.
  • Supports for Read gate training.
  • Supports for Write date-eye training.
  • Supports for CA training.
  • Supports for DFI disconnect during training.
  • Supports for write data mask and data strobe features.
  • Supports for Power Down features.
  • Supports for Deep Power Down features.
  • Supports all data rates as per specification.
  • Supports for Burst sequence.
  • Supports for Write leveling.
  • Supports for X16 and X32 mode.
  • Supports DRAM Clock disabling feature.
  • Supports Error signaling.
  • Supports all types of timing and protocol violations detection for timing parameters.
  • Protocol checker fully compliant with DFI 3.1 or higher Specifications.

Block Diagram

LPDDR3 DFI Transactor block diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the LPDDR3 DFI testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all DPI, class, task and function's used in verification env
  • Documentation contains User's Guide and Release notes

Specifications

Identity

Part Number
LPDDR3 DFI Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is LPDDR3 DFI Synthesizable Transactor?

LPDDR3 DFI Synthesizable Transactor is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP