IP the eSilicon Way
Pop quiz: eSilicon has a big IP development group in what Asian country? If you didn't know and you guessed, you probably got it wrong with China or India. It is Vietnam. In fact they have two sites. One in Ho Chi Minh City (that used to be called Saigon) and one in Da Nang.
At Electronic Design Process Symposium (EDPS) held last week Patrick Soheill who is VP of the IP BU gave the eSilicon perspective on IP. He started with his version of the "Moore's Law is Over" graph showing costs going up at 20nm. Funnily enough the week before I was at GSA Silicon Summit and a lot of people on the panel said the graphs are wrong and costs are going down. Then when that finished I went to U2U, the Mentor users group meeting and heard that the Samsung keynote had pretty much said costs are not going down, and then I went to a TSMC session and they said that 16nm would not be a cost-reduction node. We'll just have to wait and see.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Blogs
- The Next-Generation UCIe IP Subsystem for Advanced Package Designs
- Silicon IP for the Final Frontier
- Evaluating the Side Channel Security of Post-Quantum Hardware IP
- Breaking the Bandwidth Barrier: Enabling Celestial AI’s Photonic Fabric™ with Custom ESD IP on TSMC’s 5nm Platform
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins