Instruction Decoders: RISC vs CISC
December 17, 2020
In my post The Start of the Arm Era I said that it feels like something significant is changing. There's something Arm-y in the air. Suddenly Arm is faster than all x86 processors except the highest end of AMD's line. But why now? The three big announcements have been:
- Amazon AWS's Graviton 2 (from its Annapurna subsidiary)
- Arm's own Cortex-X1 (see my post Arm Goes for It)
- Apple's M1 (also covered in Arm Goes for It)
I think that there are two reasons for this flurry of activity. One business. One technical.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Blogs
- A custom RISC-V vector instruction to accelerate structured-sparse matrix multiplications
- Migrating the CPU IP Development from MIPS to RISC-V Instruction Set Architecture
- Effectively hiding sensitive data with RISC-V Zk and custom instructions
- The Semiconductor World vs TSMC vs EDA
Latest Blogs
- From Bug Hunting to Engineering Methodology: Lessons from AI-Driven Development
- Manufacturing Intelligence: Turning EDA Data into Trusted Action
- Execute-in-Place: Getting More from Embedded NVM
- Rethinking RTL flows with AI-driven hybrid formal verification
- Arm and NVIDIA: Building the trusted compute foundation for the agentic AI era