How to Verify Performance of Complex Interconnect-Based Designs?
With more and more SoCs employing sophisticated interconnect IPs to link multiple processor cores, caches, memories, and dozens of other IP functions, the designs are enabling a new generation of low-power servers and high-performance mobile devices. The complexity of the interconnects and their advanced configurability contributes to already formidable design and verification challenges which lead to the following questions:
While your interconnect subsystem might have a correct functionality, are you starving your IP functions of the bandwidth they need? Are requests from latency-critical initiators processed on time? How can you ensure that all applications will receive the desired bandwidth in steady-state and corner use-cases?
To read the full article, click here
Related Blogs
- How to Verify Complex PIPE Interface Based PHY Designs?
- CXL 3.1: How Evolving CXL Standards are Pushing Interconnects to Even Higher Performance
- Why 6.4 Gbps DDR5 Designs Fail and How to Avoid It
- How CXL 3.0 Fuels Faster, More Efficient Data Center Performance
Latest Blogs
- A Repeatable Framework for Hardware Security Assurance
- Inside the SiFive Performance™ P570 Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
- What the steam engine can teach us about modern chip design
- Automotive silicon in the era of AI, functional safety, and cybersecurity
- JPEG XS Officially Joins GenICam, The Machine Vision Standard Managed By EMVA