What You Need to Know About Gate-All-Around Designs
For several generations of semiconductor technology, chip designers have derived great benefit from FinFETs, the three-dimensional field-effect transistors (FETs) marked by their thin vertical fins. However, the industry is now running into the limits of how much we can further shrink FinFETs, whilst extracting the speed and power benefits, which are needed for compute-intensive applications like artificial intelligence (AI) and machine learning (ML). Enter the gate-all-around (GAA) transistor architecture, which extends device scaling while increasing chip performance and reducing power.
GAA devices began to emerge at 3nm and are dominant at 2nm. Currently, high-performance mobile is leading the way in GAA adoption, with hyperscale servers and high-performance CPUs following closely behind. SemiEngineering calls the GAA transistor “the ultimate CMOS device in terms of electrostatics.” As the industry marches into the angstrom era and scaling alone becomes increasingly challenging, GAA transistors—alongside new power distribution schemes and multi-die based design—are poised to help accelerate semiconductor innovation.
Read on for more details about how transistors have evolved over the years, why GAA devices are the transistor architecture of choice in the angstrom era, and how co-optimizing foundation IP and design flows can help SoC design teams achieve GAA success.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- An inconvenient truth about using DDR3 SDRAM for embedded designs
- Ivo Bolsens of Xilinx and Crossover Designs
- Jasper Design's Kranen talks biz models, investment
- Design IP including Multi-standard SerDes enables risk-free, faster customer ASIC designs
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing