Gartner's Sam Wang tosses down the 28nm Silicon Realization gauntlet to IC design houses
May 19, 2011
Sam Wang may have been a Gartner analyst for only six months or so, but he’s already learned how to drop a stunner on the audience. The event was today’s Gartner Semiconductor briefing at the San Jose Doubletree Hotel near the airport. Wang delivered the equipment manufacturing and foundry forecast, but his stunner of a comment wasn’t directly about IC manufacturing or the foundry business, it was about the effect that the forces shaping those business are having and will have on SoC Realization, Silicon Realization, and IC design.
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Blogs
- Some critical considerations for SoC and Silicon Realization teams thinking about using ARM Cortex-A7 or ARM Cortex-A8 processor cores
- Samsung 28nm Still Does Not Yield?
- Samsung 28nm Beats Intel 22nm!
- 28nm FD-SOI: Samsung & ST's Major Opportunity
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects