Functional verification concepts have to change
March 8, 2012
Last week was DVCon, probably the best conference of the year for those interested in functional verification. DVCon stands for Design and Verification Conference and it used to be that it concentrated on design. That was when languages such as Verilog and VHDL were the hot issues of the day. Today, languages such as SystemVerilog and SystemC are hot and verification methodologies such as VMM, eRM, OVM and UVM are even hotter and emerging faster than most companies can keep up with. Of course, the earlier version were there to hide problems with SystemVerilog implementation, but today it is an attempt to help users get a jump start on the creation of a testbench.
To read the full article, click here
Related Semiconductor IP
- Mesochronous Bridge for PCIe/CXL
- AI-native GPU
- OpenGMSL Verification IP
- OpenGMSL Leaf IP
- FlexGen Multi-Die Smart Network-on-Chip (NoC) IP
Related Blogs
- Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
- Cadence Adds 10 New VIP to Strengthen Verification IP Portfolio for AI Designs
- What Does a GPU Have to Do With Automotive Security?
- IDS-Verify™: From Specification to Sign-Off – Automated CSR, Hardware Software Interface and CPU-Peripheral Interface Verification
Latest Blogs
- Automated, Faster Specification to Sign-Off with IDS-AI
- NovaTech Automation Crius PIU: Bringing Conventional Instrument Transformers onto the IEC 61850 Process Bus
- Single Pair Ethernet and TSN: The In-Robot Network Behind the Next Humanoid Robots
- A design path to success exists for ultra-low-voltage SoCs
- Where Routine Flow Ends Veriest Formal Expertise Begins