Pre and Post-Silicon Verification Have Never Been Closer! Leveraging Portable Stimulus for Automatic Test Equipment (ATE)
The initial focus of the Portable Test and Stimulus Standard (PSS) was pre-silicon verification – even if the community, from the beginning, envisioned re-using pre-silicon test content in post-silicon. In this blog post, we will cover new use cases with PSS toward ATE: i.e., Automated Test Equipment typically used in production tests.
The Challenge
The ever-increasing design complexity of technology nodes and new packaging technologies for digital devices has led to a new class of device failures and, consequently, new testing approaches and innovative thinking to overcome the time-to-market pressure of today. These new demands are observed in all value chain steps and push the once silo-based disciplines, such as pre-silicon verification and ATE, to work together.
On the ATE side, the typical production test content is currently dominated by structural tests. However, while the structural test is the foundation for systematic test coverage according to targeted fault models, there is a growing need for functional tests to reach high volume readiness. Accordingly, there is a trend for an increasing amount of functional tests – further amplified by the rising quality expectations in diverse applications (e.g., automotive, data center, high-margin consumer products).
To read the full article, click here
Related Semiconductor IP
- High-Throughput Multi-Channel DMA Controller
- Configurable Multi-Channel DMA Controller
- Fixed-Channel Multi-Channel DMA Controller
- Verification IP for MIPI SoundWire
- 100M/1G/ TSN Endpoint DO-254 IP Core
Related Blogs
- Portable Stimulus: The Next Big Leap In SoC Verification
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- Beyond PCIe Compliance: Why Stress Testing Is Crucial for Edge AI Deployments
- Why has the semicon equipment bubble really burst?
Latest Blogs
- Data Movement Enabling Physical AI
- How a Multi-Protocol PHY Simplifies Physical AI Connectivity
- Secure Boot on AMD Artix-7 FPGA: Getting started with KiviBoot-Tiny and MicroBlaze CPU
- From Perception to Driving Actions: Alpamayo on Chimera
- Protecting Edge AI with RISC-V CHERI: See how easily memory-safe security can be added to an AI application (part 1)