Functional Coverage Plan Management - What's the Secret Sauce?
March 3, 2014
Verification completeness of design functionality is a very important aspect for verification engineer. You could say it is almost as important as food is to life!
One very important metric towards verification completeness is functional coverage. Functional coverage is a guide for directing verification completeness and convergence, by identifying covered and uncovered portions of the design. However, defining coverage can be quite a tedious process, especially when dealing with a complex design. So whats our secret sauce to solve this problem? Read on to find out.
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Increasing Verification Productivity Through Automation of Functional Coverage Management
- The Role of Coverage in Formal Verification, Part 1 of 3
- In Verification, Failing to Plan = Planning to Fail
- Is Your Functional Coverage Stuck at 70%?
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP