Experts Discuss Who Verifies IP Cores
July 8, 2013
In a previous blog, I looked at IP core integration and the standards that may be necessary. Today, with the help of five experts, I consider some questions around verification of the IP.
How much verification of the IP blocks should the licensor and the licensee companies have to do? Will this change in the future? What verification IP should be shipped with the design IP? Should the same companies supply the design IP and verification IP, or does that present a significant risk to the licensee of insufficient coverage and in-the-field failure?
I went to several experts on the subject and here's what they had to say
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- NPU IP Architecture Shaped Through Software Insights and Use-Case Analysis
- Ask the Experts: HBM4 Controller IP
- The Man Who Thinks Apple Will Buy ARM
- Jeff Bier's Impulse Response - The Rise of Licensable Cores
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects