Design-Lite - new model for semiconductor development: Taher Madraswala
Taher Madraswala, VP of Engineering, Open-Silicon Inc., presented the guest keynote titled ‘Moving toward Design-Lite for Innovation’ this afternoon at the ongoing CDNLive India 2010. His mission is clear, “We want our customers to find newer ways of growing their markets.”
Madraswala first dwelt on the EDA360 vision and the rise of the applications platform. He discussed Design-Lite — a new model for semiconductor development, as well as how companies should be using derivaties to extend their market reach, and the new design derivative ecosystem.
On EDA360, he said that the semiconductor product value is now shifting to applications. The shift is providing applications focused platforms. There are also evolving integration challenges in both software and IP.
He added that non-traditional semiconductor development tasks are being pushed to the ecosystem. In this regard, the ecosystem collaboration is critical for success.
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Blogs
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
- The Semiconductor IDM Business Model is Dead!
- A Three-Tier Business Model for benefitting the Global Semiconductor Industry
- New Protocol (NB- IoT) Requires New DSP IP and New Business Model
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects