Consolidation and EDA innovation
March 20, 2013
According to a poll conducted by EDAC, and presented at the EDAC Consortium’s CEO forecast, 74% of respondents think that consolidation within the EDA industry has been bad for innovation.
Having been in both startups and large EDA companies, I am somewhat surprised by this number and feel that I have to weigh in a little here, because I think the kinds of innovation that happen in both is essential for the health of our industry.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- EDA Industry: Consolidation Remains a Priority
- EDA Consolidation Continues
- Accelerating EDA innovation through SoC design methodology convergence
- EDAC CEOs: consolidation, clouds, and whether Intel will buy Synopsys
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing