Cadence Implementation Flow for an ARM Cortex-A73 at 10nm
October 10, 2016
Increasingly, taking an appropriate ARM® processor has become the standard way to pipe-clean a digital flow in a new process. ARM processors are widely used and are available at various levels of complexity. For 10nm (what TSMC calls N10), Cadence and ARM worked together to implement a Cortex®-A73 core, which is ARM's highest performance mobile processor. At TSMC's OIP Symposium recently, a joint presentation by Paddy Mamtora of Cadence and Shawn Hung of ARM went into the details.
There were several goals:
- Ensure ARM's next-generation CPU is optimized for advanced process
- Ensure EDA tools and ecosystem are ready for lead partners
- Provide feedback on PPA to ARM design teams
- Identify additional physical IP requirements for optimal PPA
- Accelerate adoption of next-generation process and associated flows
To read the full article, click here
Related Blogs
- Arm Applies Cadence Cerebrus to Optimize PPA of Next-Gen 3nm Core Implementation
- AMBA LTI Verification IP for Arm System MMU
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- UEC-CBFC: Credit-Based Flow Control for Next-Gen Ethernet in AI and HPC
Latest Blogs
- CDM Dependence on Device Capacitance
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era