Cadence and Denali: perhaps more than meets the eye
May 14, 2010
At surface level, Cadence's acquisition of Denali Software today could make sense in purely business terms, but it remains hard to see how. Denali's strengths are in simulation models of memory subsystems, verification IP (VIP) for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. Cadence's strengths include the environment in which VIP is used, VIP for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. A quick Venn diagram suggests that Cadence wanted Denali's memory models enough to pay for the whole works, overlaps and all.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Blogs
- Video: New Cadence Verification IP Catalog (With Denali Inside!)
- Symmetric Multiprocessing (SMP) RTOS on Xtensa Multicore
- Dream Chip, Cadence Unveil Automotive SoC with Tensilica IP at embedded world '25
- Cadence Joins Intel Foundry Accelerator Design Services Alliance
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space