Cadence and Denali: perhaps more than meets the eye
May 14, 2010
At surface level, Cadence's acquisition of Denali Software today could make sense in purely business terms, but it remains hard to see how. Denali's strengths are in simulation models of memory subsystems, verification IP (VIP) for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. Cadence's strengths include the environment in which VIP is used, VIP for a wide variety of standard interfaces and busses, and a range of controller and interface design IP. A quick Venn diagram suggests that Cadence wanted Denali's memory models enough to pay for the whole works, overlaps and all.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- Video: New Cadence Verification IP Catalog (With Denali Inside!)
- Cadence Announces Industry's First Verification IP for Embedded USB2v2 (eUSB2v2)
- AMBA LTI Verification IP for Arm System MMU
- Semidynamics – Customizable RISC-V Technology for the Next Five AI Revolutions
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing