Building a robust HBM2 PHY
February 20, 2017
What is HBM?
HBM is a high-performance memory that features reduced power consumption and a small form factor. More specifically, it combines 2.5D packaging with a wider interface at a lower clock speed (as compared to DDR4) to deliver higher overall throughput at a higher bandwidth-per-watt efficiency for high-performance computing applications.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Rambus highlights HBM2 PHY collaboration at GLOBALFOUNDRIES Technology Conference
- A Systematic Approach to Robust LVDS Integration in Advanced Node ASICs
- Physical AI at the Edge: A New Chapter in Device Intelligence
- Why Physical AI Needs a New Generation of Embedded Memory
Latest Blogs
- CDM Dependence on Device Capacitance
- What the Cyber Resilience Act means for the future of chip design
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Relationship between architecture and validation in system design
- The Post-Quantum Cryptography Mandate: Building Cryptographically Agile Systems for the Quantum Era