Building a robust HBM2 PHY
February 20, 2017
What is HBM?
HBM is a high-performance memory that features reduced power consumption and a small form factor. More specifically, it combines 2.5D packaging with a wider interface at a lower clock speed (as compared to DDR4) to deliver higher overall throughput at a higher bandwidth-per-watt efficiency for high-performance computing applications.
To read the full article, click here
Related Semiconductor IP
- TSMC CLN7FF HBM2E PHY IP
- TSMC CLN5FF HBM PHY IP
- HBM2 Controller IIP
- HBM2E PHY V2 in TSMC (N7, N6, N5)
- HBM2E PHY V2 (Hard 1) in TSMC (N7, N6, N5)
Related Blogs
- Rambus highlights HBM2 PHY collaboration at GLOBALFOUNDRIES Technology Conference
- A Systematic Approach to Robust LVDS Integration in Advanced Node ASICs
- Secure Boot for embedded systems: Building a complete chain of trust
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU