Arm A-Profile Architecture Developments 2023
As computing demands continue to evolve with the rise of artificial intelligence (AI) and advancing security threats, it is imperative that the foundational computing architecture at the heart of the world’s devices continues to evolve. This is why our engineering teams add new features and technologies to the pervasive Arm architecture, with the software teams then ensuring that software lands on these future features and technologies as seamlessly as possible.
How the Arm architecture is developed
Arm releases annual updates to the Arm Instruction Set Architecture (ISA) which are created in collaboration with our diverse set of partners from across the Arm ecosystem. The process involves silicon partners, operating system vendors and OEMs, Arm’s internal engineering teams and standards bodies.
A strongly curated ISA ensures that software continues to work on historic and new hardware for years to come. Arm works closely with Linaro and a host of other partners to enable the Arm ISA in the most widely used software upstream communities, such as Linux kernel and distros, to help deliver the broadest developer ecosystem on the planet.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Blogs
- Arm GPUs built on new 5th Generation GPU architecture to redefine visual computing
- Introducing Cortex-M52: Bringing Arm's AI-optimized Helium architecture to the smallest IoT devices
- Embracing the Future with Cortex-A320: A Deep Dive into the General Armv9 Architecture Adoption
- ARM's Cortex-A15: A big step up for the ARM processor architecture. Targeting 32nm and 28nm technology nodes
Latest Blogs
- Embedded Security explained: Advanced Encryption Standard (AES)
- Cadence Demonstrates PCIe 8.0 PHY at PCI-SIG DevCon 2026
- Cadence Achieves Successful Silicon Validation of 1st IP Test Chips on Intel 18A
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP