ARC EM DSP supports Always-on Devices
June 23, 2014
The ARC EM family is the low-power, embedded and low footprint processor part of the larger ARC processor. To target the ultra low-power markets like wearable and IoT, Synopsys has added DSP capabilities to EM5D and EM7D. To be specific, these cores are optimized for ultra low-power control and DSP, thanks to:
- Energy-efficient 3-stage RISC pipeline
- Unified single cycle 32x32 MUL/MAC unit
- Energy-efficient signal processing of voice/speech, audio and sensor data
- Operating Floating Point Unit (FPU)
Thus, the EM5D and EM7D cores are especially suited to always-on voice activated and sensor processing applications. The dynamic power consumption of the ARC EM processors can be as low as 3 uW/MHz, particularly well-suited for wearable devices and battery powered applications.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- Synopsys' EM5D and EM7D Processor Cores: The ARC Architecture Gains DSP Capabilities
- Is ARC HS4xD Family More a CPU or DSP IP Core?
- Synopsys Enhances ARC Processor Core With Superscalar, DSP Capabilities
- Designing Smarter Edge AI Devices with the Award-Winning Synopsys ARC NPX6 NPU IP
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects