AMD Design IP Deal with Virage Logic... Oops... Synopsys
September 24, 2014
Whoever has said that history never repeats itself should read this recent PR from AMD! The news can be summarized in three points:
- Multi-year agreement gives AMD access to a range of Synopsys design IP including interface, memory compiler, logic library and analog IP for advanced FinFET process nodes
- Synopsys acquires rights to AMD’s interface and foundation IP, and hires a team of engineers from AMD with IP R&D expertise
- These agreements enable AMD to realize ongoing engineering efficiencies and focus engineering efforts on product differentiation
The deal content is in these first two points: AMD can get access to the most expensive IP from Synopsys, because designed for advanced FinFET process nodes, in exchange, Synopsys will hire a team of IP expert engineers from AMD, and get rights for existing AMD’s interface and foundation IP. By the way, FinFET is such a wonderful process that the extra cost for IP compared with bulk is not negligible as I have heard about 1/3rd more…
To read the full article, click here
Related Semiconductor IP
- UALinkSec Security Module
- Synopsys IO TSMC N3P GPIO 1.8V additional metal stack
- SLM SHS IP
- SLM High-Speed Access & Test IP
- PCIe 7.0 Controller (can be configured to support EP, RP, DM, or SW applications)
Related Blogs
- Synopsys Acquires Virage Logic!
- Virage Logic BoD Investigated for Breach in Synopsys Buyout!
- Meeting the World's Growing Bandwidth Demands with a Complete 1.6T Ethernet IP Solution
- Calligo Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow
Latest Blogs
- Tape-Out Readiness Checklist: Engineering Decisions That Prevent Costly Respins
- How Cadence DSPs Put In-Cabin AI Audio On-Chip in SemiDrive's X10
- The Fastest Path to Scalable Photonic Systems: Using Proven IP for both PIC and EIC designs
- Building Trusted AI Agents from the Silicon Root of Trust
- Heterogeneous Computing in Space