Calligo Enables Next-Gen Computing at Scale with Synopsys Digital Design Flow
In a time when high-performance computing (HPC), big data, and artificial intelligence/machine learning (AI/ML) reign supreme, numbering systems are the talk of the town. While floating-point numbers have long been used in diverse computing environments, posits are emerging as an option with the greater precision that HPC applications demand.
CalligoTech, an Indian Silicon Valley startup focused on developing products and solutions for HPC, big data, and AI/ML, has helped pioneer the commercialization of posit arithmetic in hardware and software. Its new accelerator, TUNGA (Technology for Unum-based Next Generation Arithmetic), is the first multi-core RISC-V processor with posits. The company recently achieved successful tape-out of the processor using the Synopsys Digital Design Family and is on a path toward delivering more energy-efficient CPUs.
“As a startup, having access to a full digital design flow backed by good support was critical to our success,” said Vinay N Hebballi, chief operating officer at CalligoTech. “Synopsys answered the call on both fronts, providing foundry-proven signoff tools that helped us achieve a successful tape-out.”
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related Blogs
- Can GPUs Accelerate Digital Design Implementation?
- CoreHW Develops 80GHz mmWave PLL with Synopsys RFIC Design Flow on GlobalFoundries 22FDX Technology
- Arm and Synopsys: Delivering an Integrated, Nine-Stage “Silicon-to-System” Chip Design Flow
- Using AI to Accelerate Chip Design: Dynamic, Adaptive Flows
Latest Blogs
- Designing for What Comes Next in AI
- Secure boot on Efinix Titanium Ti60: Getting started with KiviBoot-Tiny
- How Long Does It Take to Port a New AI Model? Minutes Now, and Falling
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU