Seconds Out For The Next Round Of The Programmable Rumble
November 28, 2011
Although they are friends, the CEOs of Altera and Xilinx preside over one of the keenest rivalries in the semiconductor industry.
Founded within a year of eachother in 1983/4, their respective fortunes have waxed and waned over the years. When one comes up the other goes down
To read the full article, click here
Related Semiconductor IP
- Adaptive Voltage Scaling (AVS) Bus Target IP
- Adaptive Voltage Scaling (AVS) Bus Host Controller
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
Related Blogs
- Altera vs Xilinx FinFET Update
- The Twists and Turns of Xilinx vs Altera!
- Xilinx vs Altera Update 2017
- Xilinx's UltraScale vs Arria 10 - Non dolet, Paete
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects