Can AI-Driven Chip Design Meet the Challenges of Tomorrow?
April 8, 2024
While we don’t yet know the full impact that AI will make on chip design, one thing is for certain: the impact will be far-reaching, with potential to transform engineering productivity and the chips themselves. This transformation comes at an opportune time, given the conflicting pressures of increasing compute demands on chips coupled with engineering talent shortages.
Since we’re in the early stages of this AI journey in the semiconductor industry, there’s no shortage of perspectives and questions raised around the topic. Some of these thoughts were covered during a lunchtime panel that packed a ballroom at the Santa Clara Convention Center on the first day of SNUG Silicon Valley 2024.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Blogs
- What Does the Future Hold for AI in Chip Design?
- What are AI Chips? A Comprehensive Guide to AI Chip Design
- Renesas Collaborates on Large Language Model Generative AI Chip Design
- Showcasing AI-Driven Analog Design Migration at Samsung SAFE Forum
Latest Blogs
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Embedded Security explained: Digital signatures
- Hardware security verification must go beyond functional testing