I Don't Know Much About Aart...
June 15, 2015
Actually, like anyone who has been in EDA for more than a decade or two (or three) I know quite a bit about Aart. But I still learned quite a bit about his views at the Fireside Chat at DAC where Ed Sperling talked to Aart for three-quarters of an hour.
Aart has a great talent at taking various small trends in the industry and aggregating them up to a significant trend. Or looking at some aspect of the industry and generalizing it in an interesting way. I won't try and cover everything (it took Aart 45 minutes to say it and it would take you 45 minutes to read it...not to mention my note-taking skills are not that good.)
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- DAC Vision from Aart de Geus
- EDA / IP Business Model Debate: Daniel Nenni versus Aart de Geus
- "Professor" Aart de Geus gives latest Techonomics lecture on collaboration and System Realization at the Semico Summit in Scottsdale
- DAC 2015 Verification Panel: ARM, AMD, Cavium, Freescale
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects