DAC 2015 Verification Panel: ARM, AMD, Cavium, Freescale
During DAC 2015, Synopsys hosted a luncheon event at DAC in San Francisco, CA.
At this event, Michael Sanie, senior director of verification marketing at Synopsys highlighted the Synopsys Verification Continuum and several key next-generation technologies that are already in production and addressing the need to “Shift-Left” for faster time-to-market. These technologies include Verification Compiler, broad Verification IP portfolio, the industry’s fastest emulation system ZeBu Server-3, and Verdi, the industry’s de facto SoC debug environment.
Later, a panel of SoC industry experts from Altera, AMD, ARM, Cavium and Freescale shared viewpoints on managing the growing verification complexity and how their leading SoC design teams have achieved success by collaborating with Synopsys.
To read the full article, click here
Related Semiconductor IP
- NoC Interconnect IP Generator
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
Related Blogs
- Synopsys Introduces the Industry's First Verification IP for Arm AMBA 5 CHI-F
- System Verification of Arm Neoverse V2-Based SoCs
- Arm Virtual Platform co-simulation solution accelerates SoC verification
- Addressing the Verification Challenges of Panel Self Refresh in eDP
Latest Blogs
- Building the engine behind Arm’s silicon shift
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects