A closer look at Arm A-profile support for non-maskable interrupts
A long-standing limitation of the Arm A-profile architecture has been the lack of support for non-maskable interrupts (NMIs). However, as announced in Arm A-Profile Architecture Developments 2021 Arm is adding support in both the CPU and Generic Interrupt Controller (GIC) architecture for NMIs. But what exactly is an NMI, how does operating systems software use these features, and why are they called non-maskable when there are several ways to mask them? This blog post explores these questions in more detail.
To read the full article, click here
Related Semiconductor IP
- Protocol-Neutral Custom Fabric
- Configurable Cache Coherent Fabric IP
- Configurable AMBA Non-Coherent Fabric IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
Related Blogs
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
- Taking a closer look at the Rambus GDDR6 PHY IP Core
- A look at the PowerVR graphics architecture: Tile-based rendering