256Gb/s Ready Set Go : PCIe Gen6 Verification IP
Synopsys Industry’s First PCIe Gen6 VIP availability gives industry leaders a head start advantage for the verification of PCIe Gen6 based designs and meet time-to-market requirements with predictable quality. As PCIe Gen6 is the most significant and disruptive update to PCIe specification in the last decade, it is critically important and advantageous to start verification early and leverage Synopsys PCIe Gen6 VIP to deal with increased verification complexity as well as ensure backward compatibility with the prior generations through PCIe VIP Source Code Test Suite.
To read the full article, click here
Related Semiconductor IP
Related Blogs
- Industry's First Verification IP for PCIe 7.0
- Accelerating PCIe Gen6 L0p Verification for AI & HPC Designs using Synopsys VIP
- PCIe 6.x: Synopsys IP Selected as First Gold System for Compliance Testing
- Hardware security verification must go beyond functional testing
Latest Blogs
- PCI Express Security and TEE Integration, Part 1 - Establishing Trust
- World Models at the Edge, in Real Time: V-JEPA 2.1 on the Quadric GPNPU
- How to Make Your Specifications Golden
- INTERA Neuromorphic SDK: From Spiking Neural Networks to RISC-V Hardware
- Why Chip Design AI Benchmarks Must Go Beyond Functional Correctness