2016 EDA Dead Pool
The most commonly asked question during conference calls with Wall Street of late is in regards to the massive consolidation the semiconductor industry is experiencing. How will the consolidation affect the Foundries? How will the consolidation affect EDA and IP? How will the consolidation affect the semiconductor industry in general? Good questions of course so let me share my opinions, observations, and experiences.
For me it is déjà vu 1980s all over again. Massive consolidation amongst the IDMs shocked the industry putting thousands of semiconductor professionals out of work. The result of course is the fabless semiconductor ecosystem we have today with hundreds of thousands of people driving the silicon based innovation that brought us all our clever mobile devices we have today. We really were like U.S. Marines back then: "Improvise, Adapt (and) Overcome!"
To read the full article, click here
Related Semiconductor IP
- Over-Voltage Lockout (OVLO) IP
- Verification IP for Universal Chiplet Interconnect Express (UCIe) up to 3.0
- UCIe-S (Gen2) Compatible PHY for Standard Package (x16) in TSMC N3P, North/South Orientation
- DSP-Based 112G SerDes
- XTAL oscillator in TSMC-7nm
Related Blogs
- 2017 Semiconductor Dead Pool
- CDNS EDA360 is DEAD!
- Moore's Law: Wanted, Dead or Alive
- 7 Deadly Sins in Product Strategy for EDA Startups
Latest Blogs
- M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C
- Understanding security certification and how analog IP can help
- Embedded Security explained: Secure boot for embedded systems
- World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
- One Key for Every Door: How Aliro Extends the UWB Digital Key Beyond the Car