Sonics Participates in TechOnline Webinar on Creating Scalable Architectures for Video SoCs Using Multichannel
-- Sonics Inc., a premier supplier of system-on-chip (SoC) SMART Interconnect⢠solutions, today announced a webinar on how a multichannel DRAM subsystem can provide a scalable and memory efficient solution for the next generation of video SoCs. This webinar will provide information that will be valuable to architects and SoC design engineers.
The webinar is scheduled for Oct. 2 at 10 a.m. PST. There is no cost to participate.
The webinar will address:
- Digital video architecture requirements
- DRAM efficiency issues when moving to DDR3
- Multichannel DRAM architectures
- A solution to minimize the impact on software, when implementing a complex physical memory architecture
Sophisticated image and scaling algorithms for high-definition-video along with state-of-the-art compression standards such as H.264 are constantly pushing the limits of the memory subsystems with higher performance requirements. This webinar will provide valuable information on addressing these issues with multichannel DRAM subsystems. To register please visit: http://seminar2.techonline.com/registration/distrib.cgi?s=1312&d=723.
About Sonics
Sonics Inc. is a premier supplier of SMART Interconnect solutions, delivering high SoC design predictability and increased design efficiency. Its solutions address the growing complexity found in consumer products with voice, data and video features. Major semiconductor and systems companies including Broadcom, Samsung, Texas Instruments and Toshiba leverage Sonicsâ technology in leading products in the wireless, digital multimedia and communications markets. For more information, see www.sonicsinc.com.
Related Semiconductor IP
- Network-on-Chip (NoC)
- NoC Verification IP
- Smart Network-on-Chip (NoC) IP
- NoC System IP
- Cloud-active NOC configuration tool for generating and simulating Coherent and Non-Coherent NoCs
Related News
- Silicon Image Releases Enhanced, Scalable 4K-3D and Multi-Channel Video Decoder IP Core
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
- Think Silicon Announces a New Scalable Multi-Core GPU Product Suite with Extended Graphics and Video Functionality
- Xylon logiRECORDER Automotive HIL Video Logger Now Compatible with NVIDIA DRIVE AGX Scalable AI Platform for Autonomous Driving
Latest News
- CAST Introduces MAC-SEC-MG IP Core for Secure 10G+ Ethernet SoC Designs
- Crypto Quantique and Attopsemi Unite PUF and I-fuse® OTP technology to Deliver Zero-Overhead Device Enrollment on FinFET Technology
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory