MoSys and CEVA Partner to Deliver Integrated SATA 3.0 PHY and Controller IP Solution
SUNNYVALE, Calif. & SAN JOSE, Calif., Jun 09, 2010 -- MoSys, Inc., a leading provider of differentiated, high-density memory and high-speed interface (I/O) intellectual property (IP), and CEVA, Inc., the leading licensor of silicon intellectual property (SIP) DSP cores, multimedia and storage platform solutions, have partnered to deliver a joint PHY plus Controller solution for SATA 3.0, for both Host and Device side applications.
The combined solution unleashes the full potential of embedding 6Gbps SATA interfaces in next generation products by leveraging MoSys' 6Gbps SerDes PHY and CEVA's SATA 3.0 Controller IP. By co-operating to provide proven interoperability and direct engineering assistance, MoSys and CEVA will help SATA designers speed time-to-market, as well as reduce costs and risks when integrating SATA 3.0. In addition to strong technical collaboration, MoSys and CEVA will also partner to jointly market their new, integrated SATA 3.0 PHY and Controller IP solution.
"CEVA has an influential history in Serial ATA. Their recently announced SATA 3.0 solution is the perfect complement to our SerDes PHY. By combining our technical expertise, we have created a state of the art solution that should come up smoothly and faultlessly for our shared customers," said David DeMaria, Vice President of Business Operations at MoSys. "We are delighted to be working with CEVA."
"Our latest generation SATA 3.0 Controller IP builds on the highly popular CPU off-loading features of the CEVA-SATA 2.6 Controller to provide enhanced NCQ for isochronous data transfers and queue management," said Aviv Malinovitch, Vice President, Operations at CEVA. "We are very pleased to expand the eco-system and choices for customers by partnering with MoSys, and we look forward to a long-term partnership."
Information and further details about the integrated SATA 3.0 solution are available from both companies. Contact MoSys at www.mosys.com/contact.php and CEVA at info@ceva-dsp.com.
About MoSys, Inc.
MoSys, Inc. develops serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs. MoSys' IP portfolio includes DDR3 PHYs and SerDes IP that support data rates from 1 - 11 Gigabits per second (Gbps) across a variety of standards. In addition, MoSys offers its flagship, patented 1T-SRAM(R) and 1T-Flash(R) memory cores, which offer a combination of high-density, low power consumption, high speed and low cost advantages for high-performance networking, computing, storage and consumer/graphics applications. MoSys IP is production-proven in more than 225 million devices. MoSys is headquartered in Sunnyvale, California. More information is available on MoSys' website at www.mosys.com.
About CEVA, Inc.
CEVA is the leading licensor of silicon intellectual property (SIP) DSP Cores and platform solutions for the mobile handset, portable and consumer electronics markets. CEVA's IP portfolio includes comprehensive technologies for cellular baseband (2G / 3G / 4G), multimedia, HD audio, voice over packet (VoP), Bluetooth, Serial Attached SCSI (SAS) and Serial ATA (SATA). In 2009, CEVA's IP was shipped in over 330 million devices, including handsets from 7 out of the top 8 handset OEMs, including Nokia, Samsung, LG, Motorola, Sony Ericsson and ZTE. Today, more than one in every four handsets shipped worldwide is powered by a CEVA DSP core. For more information, visit www.ceva-dsp.com.
Related Semiconductor IP
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 28HPC+
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in TSMC 22ULP
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SAM 8LPP
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SMIC 55LL
- USB 3.0/ PCIe 2.0/ SATA 3.0 Combo PHY IP, Silicon Proven in SMIC 40LL
Related News
- Introducing USB 3.0, PCIe 2.0 and SATA 3.0 Combo PHY IP Cores to empower Next Gen Connectivity Chipsets
- Arasan Announces immediate availability of its Total IP for Embedded USB2 (eUSB2) with Controller and PHY
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP Cores for High Bandwidth, Low Power data communication in PCs, Mobiles, SSDs, and other Multimedia Devices.
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost