40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
Faraday Technology
•
HQ:
Taiwan
40nm LP DDR3/4 LPDDR23 COMBO PHY DATA Block for Flip Chip usage
- UMC
- 40nm
- LP
Compare 18 DDR3/4 IP Listing from 5 vendors
-
-
DDR34 COMBO PHY ADDR Block for Solder bump Flip chip version ;UMC 40nm LP/RVT Logic Process
Faraday Technology• HQ: TaiwanDDR34 COMBO PHY ADDR Block for Solder bump Flip chip version ;UMC 40nm LP/RVT Logic Process
- UMC
- 40nm
- LP
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- TSMC
- 16nm
- FFC
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- TSMC
- 16nm
- FF+GL
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- TSMC
- 12nm
- FFC
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- Single-Protocol PHY
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- Single-Protocol PHY
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- Single-Protocol PHY
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- Single-Protocol PHY
-
Synopsys, Inc.• HQ: USA
The DDR4/3 PHY is a physical layer IP interface (PHY) solution for enterprise-class ASIC, ASSP, and system-on-chip (SoC) applicat…
- TSMC
- 7nm
- N7
-
DDR 4/3 Memory Controller IP - 2400MHz
T2M GmbH• HQ: UnknownThis memory controller supports DDR3/4 SDRAM.
- DDR
- In Production
- Immediate
- JEDEC standards DDR4, DDR3
-
DDR3 and DDR4 Controller and PHY on TSMC 12nm
Key ASIC• HQ: MalaysiaThis DDR3/4 IP combo solution presented, is meticulously designed for high performance and low power consumption, utilizing sophi…
- TSMC
- 12nm
- FFC
- Silicon Proven
-
Synopsys, Inc.• HQ: USA
The Synopsys DDR4 multiPHY is a physical (PHY) layer IP interface solution for PC/consumer and mobile ASICs, ASSPs, system-on- ch…
- UMC
- 28nm
- HPC
- Available on request
-
Synopsys, Inc.• HQ: USA
The Synopsys DDR4 multiPHY is a physical (PHY) layer IP interface solution for PC/consumer and mobile ASICs, ASSPs, system-on- ch…
- TSMC
- 28nm
- HPC+
- Available on request
-
DDR4 multiPHY in Samsung (14nm)
Synopsys, Inc.• HQ: USAThe Synopsys DDR4 multiPHY is a physical (PHY) layer IP interface solution for PC/consumer and mobile ASICs, ASSPs, system-on- ch…
- Samsung
- 14nm
- Available on request
-
Combo DDR34/LPDDR23 Controller with 8 ports AHB/AXI interfaces
Faraday Technology• HQ: TaiwanCombo DDR34/LPDDR23 Controller with 8 ports AHB/AXI interfaces
- LPDDR
-
UMC 40nm LP process DDR34/LPDDR23 COMPENSATION Block with 2.5V Device
Faraday Technology• HQ: TaiwanUMC 40nm LP process DDR34/LPDDR23 COMPENSATION Block with 2.5V Device
- UMC
- 40nm
- LP
-
VeriSyno Microelectronics Co., Ltd.• HQ: The People's Republic of China
The DDR4 multiPHY is a mixed-signal IP solution designed to provide LPDDR3/LPDDR2/DDR3/DDR3U/DDR3L/DDR4 SDRAM connectivity in a S…
- Single-Protocol PHY
- Silicon Proven
- Immediate