Audio ADDA IP, 24 bits, 96KHz, UMC 0.153um SP process
24-Bit 96KHz Sampled Mono Audio CODEC with Speaker Driver & Microphone bias, UMC 0.153um Logic/Mixed-Mode process.
- Audio Codec
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
Audio ADDA IP, 24 bits, 96KHz, UMC 0.153um SP process
24-Bit 96KHz Sampled Mono Audio CODEC with Speaker Driver & Microphone bias, UMC 0.153um Logic/Mixed-Mode process.
A/D Converter IP, 6 bits, 85Ksps, UMC 0.162um G2 process
6-Bit 85KSPS 2-to-1 single-end Analog-to-Digital converter, UMC 0.162um GII Logic process.
A/D Converter IP, 10 bits, 40Msps, UMC 0.162um SP process
10-Bit 40MSPS 2-channel Differential Analog-to-Digital converter, UMC 0.162um Mixed-Mode Logic process.
A/D Converter IP, 10 bits, 1Msps, UMC 0.153um SP process
10-Bit 1MSPS single-end Analog-to-Digital converter with 8-to-1 Mux, UMC 0.153um Logic/Mixed-Mode process.
0.1 to 1 GHZ Frequency Divider
IP
IP
IP
IP
USB 2.0 HUB - Hub PHY, 1upstream /4 downstream
IP
IP
IP
IP
IP
IP
IP
IP
IP
LVDS Transmitter - 931Mbps, support low swing
IP
IP
I/O - I/O pad library with circuit under pad
IP