12-bit 1-channel 44/70/90 MSPS pipeline ADC
180TSMC_ADC_13 is a low-power high-speed 12 bit ADC that employs high-performance differential pipeline architecture.
- 12 Bit
- TSMC
- 180nm
- BCDG2
- Silicon Proven
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
12-bit 1-channel 44/70/90 MSPS pipeline ADC
180TSMC_ADC_13 is a low-power high-speed 12 bit ADC that employs high-performance differential pipeline architecture.
2 Gbps Rail to Rail LVDS receiver
065TSMC_LVDS_10 is LVDS receiver with rail to rail input range.
Embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability
SuperFlash® is SST’s patented and proprietary NOR flash technology.
Ideal for use as watch-dog timers and core clock generators for MCUs and low-power chips with competitive features.
30 mA flash LDO voltage regulator (output voltage 1.8 V)
The voltage regulator consists of a differential amplifier, pass transistor and resistor's divider.
30 mA LDO voltage regulator (output voltage 0.9 to 1.3 V)
055GF_LDOVR_03 the voltage regulator is used to maintain a stable output voltage at varying input voltage.
H.264 UHD Hi422 Intra Video Decoder
The AL-H264D-4KI422-HW is a hardware-based, feature rich, low latency, high video quality H.264 (AVC) UHD Hi422 Intra decoder IP …
DOCSIS 3.1 LDPC Decoder (PLC / NCP / Data)
Data Over Cable Service Interface Specification (DOCSIS) is an international telecommunications standard that permits the additio…
2 mA LDO voltage regulator (output voltage 1.2 V)
The voltage regulator consists of a differential amplifier, pass transistor and resistor's divider.
CSI-2 transmitter controller for application processor
The PCIe 5.0 Multi-port Switch (formerly XpressSWITCH) is a customizable, multiport embedded Switch for PCIe designed for ASIC an…
Controller Area Networks, CAN 2.0B Bus Controller IP Core
CAN is part of HCL’s IP offerings and supports Version 2.0, PART B specification released by Bosch.
IP is a low power high resolution RC oscillator nominally operates at 100 MHz output clock from a 1.2 V supply.
IP is a low power high resolution RC oscillator nominally operates at 10 MHz output clock from a 1.2 V supply.
The block consists of voltage detector, power on reset and NOR3 gate.
IP is a low power high resolution RC oscillator nominally operates at 1.024 MHz output clock from a 1.2 V supply.
Video De-Interlacer converts the interlaced video signals into non-interlaced signals.
Chroma Re-sampler core can be used as chroma sub sampling or chroma up sampling.
Video Scaler converts the video signals from one resolution to another resolution.
LCD/HDMI Video Output Interface
LCD/HDMI Video output Interface supports various display modes and programmable display sizes.