Vendor: NTLab Category: High-Speed

4 Gbps DDR CML receiver and transmitter

055TSMC_CML_01 is a library including: - CML receiver (CML_RX); - CML transmitter (CML_TX).

Contact Provider Request Datasheet
TSMC 55nm GP Pre-Silicon View all specifications

Overview

055TSMC_CML_01 is a library including:
- CML receiver (CML_RX);
- CML transmitter (CML_TX).
The CML_RX block is intended to receive a CML signal and convert it to a CMOS signal. The CML_TX block is intended to convert signal from CMOS to CML standard and transmit CML signal to external circuits. CML_TX has pre-emphasis circuit.
IP technology: TSMC 55nm CMOS EF technology.
IP status: pre-silicon verification.
Total area:
- CML_RX – 121×121 um2;
- CML_TX – 110×171 um2.

Key features

  • TSMC CMOS 55 nm
  • TIA/EIA-644 LVDS standards
  • Data rate (receive/transmit): up to 4 Gbps (DDR mode)
  • 1.2V digital voltage supply
  • 1.2V core voltage supply
  • 1.2V CMOS input/output logic control signals
  • Temperature range: -40 °C to + 85 °C

Block Diagram

055TSMC_CML_01 block diagram

Applications

  • Point-to-point data transmission
  • Multidrop buses
  • Clock distribution
  • Backplane receiver
  • Backplane data transmission
  • Cable data transmission

What’s Included?

  • Schematic or NetList
  • Abstract model (.lef and .lib files)
  • Layout view (optional)
  • Behavioral model (Verilog)
  • Extracted view (optional)
  • GDSII
  • DRC, LVS, antenna report
  • Test bench with saved configurations (optional)
  • Documentation

Silicon Options

Foundry Node Process Maturity
TSMC 55nm GP Pre-Silicon

Specifications

Identity

Part Number
055TSMC_CML_01
Vendor
NTLab
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

NTLab
HQ: Lithuania
Contact NTLab

Learn more about High-Speed IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

High-Speed SerDes Design: Architecture, Equalization, and CDR Circuits

Today, High-Speed SerDes serves as the foundation of industry standards such as PCIe, Ethernet, USB, and UCIe, making it a critical technology for modern semiconductor systems. As the industry progresses towards higher data rates and increasingly complex architectures, SerDes continues to play a central role in enabling reliable and scalable connectivity, especially at lower nodes.

PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions

Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.

Frequently asked questions about High-Speed I/O Pad IP

What is 4 Gbps DDR CML receiver and transmitter?

4 Gbps DDR CML receiver and transmitter is a High-Speed IP core from NTLab listed on Semi IP Hub. It is listed with support for tsmc Pre-Silicon.

How should engineers evaluate this High-Speed?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this High-Speed IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP