Vendor: Synopsys, Inc. Category: Voltage Monitor

Voltage Monitor with Digital Output (Multi-domain supply monitoring), TSMC N4P

The voltage monitor is a low power self-contained IP block specially designed to monitor voltage levels within the core logic vol…

TSMC 4nm N4P View all specifications

Overview

The voltage monitor is a low power self-contained IP block specially designed to monitor voltage levels within the core logic voltage domains and provide accurate IR drop analysis. The measurement range is customized to suit each technology. The monitor IP can also measure analogue (IO) supply domains and is also well-suited to monitoring supply levels directly at critical circuit blocks and IR drops between supply pins and critical circuits. This In-Chip Sensing and PVT Monitoring IP is available as part of the Synopsys DesignWare® Foundation IP portfolio. It also forms the foundation of the new Synopsys Silicon Lifecycle Management (SLM) platform. SLM enables new levels of insight for both SoC providers as well as their customers to optimize operational activities at each stage of the device and system lifecycles from design to in-field.

Key features

  • Accurately measures core supply domain and IO voltages
  • Measurement of supply ranges up to 1.5V (with Prescaler)
  • Measurement of IR drops between supply pins and critical blocks
  • Digital interface for simplified chip integration
  • Multiple supply domain monitoring with single IP instance
  • Uses standard digital process requiring no extra process layers
  • Low power operation
  • Small size

Benefits

  • Monitor up to multiple supply domains and/or IR drops per IP instance
  • Monitor multiple core supply domains to:
  • Raise low voltage supply alarms for logic circuits
  • Measure on-chip IR drops
  • Provide real-time supply data

Applications

  • Verify your power distribution network under real world conditions
  • Optimize supply voltages and minimize guard bands at critical circuit blocks
  • IR Drop Analysis
  • Support Voltage Scaling Schemes (SVS/DVFS/AVS)

What’s Included?

  • Datasheet
  • GDSII
  • LEF (Abstract) view
  • Liberty timing files
  • LVS netlist
  • Verilog model

Silicon Options

Foundry Node Process Maturity
TSMC 4nm N4P —

Specifications

Identity

Part Number
dwc_sensors_vm_tsmcn4p
Vendor
Synopsys, Inc.
Type
Silicon IP

Provider

Synopsys, Inc.
HQ: USA

Learn more about Voltage Monitor IP core

Synopsys Expands Collaboration with Arm to Accelerate the Automotive Industry’s Transformation to Software-Defined Vehicles

Rising software complexity, tighter development timelines, and cost pressures require automotive companies to re-engineer how they design, deploy, and maintain their system architectures. Addressing these challenges requires an agile, collaborative approach to engineering — from silicon to systems — along with trusted partners capable of delivering powerful, integrated solutions.

Achieving Low power with Active Clock Gating for IoT in IPs

With the evolution of Internet of Things, the requirement for ultra-low power systems have increased. To design a low power system, we must apply all the possible low power methods at each level of the system implementation. Currently, most of the systems are designed by integrating off-the-shelf Digital and Analog Intellectual Property (IP) blocks. In this paper, we focus on achieving lower power for existing IPs and the importance of architecture level clock gating and EDA Tool inserted clock gating.

Context Based Clock Gating Technique For Low Power Designs of IoT Applications - A DesignWare IP Case Study

This paper discusses about the intelligent low power techniques such as context based clock gating and how they are useful for IoT applications. It also describes how it improves the overall power efficiency of the system. The power statistics shared shows how the overall idle power and functional power consumption is significantly reduced. Further we discuss about how it can be combined with few other low power techniques to reduce the overall power

Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP

In our current work, we focus on the low power analysis and verification challenges and the methodology used to verify low power design. The power-gating feature that we term Hibernation brings in significant power savings to Synopsys SSIC IP Controller. The verification tests the functionality of the Controller before, during and after hibernation state. The low power analysis will showcase the power savings achieved in SSIC IP with and Without Hibernation.

Frequently asked questions about Voltage Monitor IP cores

What is Voltage Monitor with Digital Output (Multi-domain supply monitoring), TSMC N4P?

Voltage Monitor with Digital Output (Multi-domain supply monitoring), TSMC N4P is a Voltage Monitor IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Voltage Monitor?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Voltage Monitor IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP