SmartDV
•
HQ:
India
LPDDR4 Assertion IP provides an efficient and smart way to verify the LPDDR4 designs quickly without a testbench.
- Controller
- LPDDR4
Compare 288 LPDDR IP Listing from 31 vendors
-
-
SmartDV• HQ: India
LPDDR5 DFI Assertion IP provides an efficient and smart way to verify the DFI LPDDR5 designs quickly without a testbench.
- Protocol Bridge
-
SmartDV• HQ: India
LPDDR4 DFI Assertion IP provides an efficient and smart way to verify the DFI LPDDR4 designs quickly without a testbench.
- Protocol Bridge
-
MSquare• HQ: China
MSquare's LPDDR5X/4X PHY is a transceiver physical layer IP interface solution designed for ASICs and SOCs.
- Controller + PHY + 1
- LPDDR5X
-
MSquare• HQ: China
MSquare's LPDDR4X PHY is a transceiver physical layer IP interface solution designed for ASICs and SOCs.
- Controller + PHY + 1
- LPDDR4
-
InPsy• HQ: Taiwan (R.O.C.)
Our LPDDR5X PHY is a cutting-edge, high-performance physical layer interface PHY designed to meet the demanding requirements of m…
- Controller + PHY + 1
- LPDDR5X
-
LPDDR4 multiPHY V2 - UMC 28HPC+18
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- UMC
- 28nm
- HPC
-
LPDDR4 multiPHY V2 - TSMC28HPC+18
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 28nm
- HPC+
-
LPDDR4X multiPHY - TSMC16FFC18
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 16nm
- FFC
-
LPDDR4 multiPHY V2 - TSMC16FFC18
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 16nm
- FFC
-
LPDDR4X multiPHY - TSMC12FFC18
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 12nm
- FFC
-
LPDDR4 multiPHY V2 - TSMC12FFC18
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 12nm
- FFC
-
Synopsys, Inc.• HQ: USA
The LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 7nm
- N7
-
Synopsys, Inc.• HQ: USA
The LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 6nm
- N6
-
LPDDR4 multiPHY V2 - TSMC 22ULP
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 22nm
- ULP
-
LPDDR4X multiPHY - TSMC 16FFC18 for Automotive, ASIL B Random, AEC-Q100 Grade 2
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
- TSMC
- 16nm
- FFC
-
Synopsys, Inc.• HQ: USA
The LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
-
LPDDR4 multiPHY V2 - SS 8LPP for Automotive AEC-Q100 Grade 1
Synopsys, Inc.• HQ: USAThe LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
-
Synopsys, Inc.• HQ: USA
The LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4
-
Synopsys, Inc.• HQ: USA
The LPDDR4 multiPHY is the second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) …
- Controller + PHY + 1
- LPDDR4