Vendor: VeriSilicon Microelectronics (Shanghai) Co., Ltd. Category: High-Speed

VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_02 I/O Cell Library

VeriSilicon SMIC 0.13μm SSTL2/SSTL18 Combo I/O Cell Library developed by VeriSilicon is optimized for Semiconductor Manufacturing…

SMIC 130nm G View all specifications

Overview

VeriSilicon SMIC 0.13μm SSTL2/SSTL18 Combo I/O Cell Library developed by VeriSilicon is optimized
for Semiconductor Manufacturing International Corporation (SMIC) 0.13μm Logic 1P8M Salicide
1.2V/3.3V process. This library is fully compliant with the JESD79F DDR SDRAM specification and
JESD79_2E DDR2 SDRAM specification.

Key features

  • SMIC 0.13um Logic 1P8M Salicide 1.2V/3.3V process
  • Suitable for six, seven and eight metal layers’ physical design
  • 35um/70um nominal pad pitch for stagger/linear application
  • Support SSTL2 and SSTL18
  • I/O supply voltage: 1.8v VDDQ for SSTL18 and 2.5v VDDQ for SSTL2
  • Clock frequency: up to 200MHz for DDR and up to 400MHz for DDR2
  • Built-in adjustable On Die Termination (ODT) Resistor: 50/75/150Ohm
  • Off-Chip Driver (OCD) Calibration with programmable output impedance
  • 2kv/200v typical HBM/MM ESD immunity
  • More details, please go to below website to contact VeriSilicon location sales:http://www.verisilicon.com/en/contactus.asp

Silicon Options

Foundry Node Process Maturity
SMIC 130nm G —

Specifications

Identity

Part Number
S13V33_SSTLCOMBO_02
Vendor
VeriSilicon Microelectronics (Shanghai) Co., Ltd.
Type
Silicon IP

Provider

Learn more about High-Speed IP core

VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP

The Coral NPU is built on the open RISC-V instruction set architecture, featuring native tensor processing capabilities, supporting mainstream machine learning frameworks such as JAX, PyTorch, and TensorFlow Lite (TFLite), and utilizing open-standard tools like Multi-Level Intermediate Representation (MLIR) from the Low Level Virtual Machine (LLVM) project for compiler infrastructure.

Frequently asked questions about High-Speed I/O Pad IP

What is VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_02 I/O Cell Library?

VeriSilicon SMIC 0.13um 1.2V/3.3V SSTLCOMBO_02 I/O Cell Library is a High-Speed IP core from VeriSilicon Microelectronics (Shanghai) Co., Ltd. listed on Semi IP Hub. It is listed with support for smic.

How should engineers evaluate this High-Speed?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this High-Speed IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP