Overview
A radiation-hardened SkyWater 90nm GPIO, ODIO and LVDS Interface.
This Library, developed on SkyWater 90nm CMOS, delivers a radiation-hardened suite of robust interfaces covering general-purpose, open-drain, and high-speed differential signaling needs. The GPIO provides reliable 3.3V digital I/O up to 150 MHz with JESD8C.01 compliance, built-in pull-ups/downs, and 2 kV HBM protection. The ODIO extends flexibility with an open-drain interface optimized for I2C (Standard, Fast, and Fast-Mode Plus), capable of handling large capacitive loads while maintaining tight input thresholds and hysteresis. For high-performance links, the GPLVDS offers a programmable LVDS transceiver supporting up to 1.25 Gbps TX and 300 Mbps RX, fully SpaceWire compliant, while also configurable as dual GPIOs. Together, these cells provide a complete, radiation-hardened I/O portfolio that balances robustness, versatility, and speed for mission-critical applications.
Library Summary
| Parameter |
Value |
| Process |
1.2V |
| Core VDD |
3.3V |
| VDDIO |
3.3V |
| Temp (GPIO/ODIO) |
-50C to 200C |
| Temp (LVDS) |
-40C to 125C |
| Max Load GPIO |
15-50pF |
| Max Load ODIO |
up to 550pF |
| Max Load LVDS |
15pF(TX),0.1pF (RX) |
| ESD |
2kV HBM, 500V CDM |
| Radiation |
Rad-Hard by design |
| BEOL |
7M1L1F |
Learn more about High-Speed IP core
Certus Semiconductor’s I/O libraries for TSMC’s 22nm ultra-low leakage (22ULL) and 22nm ultra-low power (22ULP) technologies offer robust, high-performance solutions tailored to a wide range of SoC designs — from ultra-low power IoT nodes to demanding consumer and automotive systems. Whether you need low leakage, high drive strength, or analog compatibility, our production-proven IP covers it all.
With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.
Today, High-Speed SerDes serves as the foundation of industry standards such as PCIe, Ethernet, USB, and UCIe, making it a critical technology for modern semiconductor systems. As the industry progresses towards higher data rates and increasingly complex architectures, SerDes continues to play a central role in enabling reliable and scalable connectivity, especially at lower nodes.
This post provides an in-depth look at the fundamentals of high-speed interconnects, AI/HPC trends (HBM/D2D/CPO), and the three critical requirements of Physical AI: Deterministic Latency, Functional Safety (ISO 26262), and Automotive Reliability (AEC-Q100).
Innosilicon, a leading IP provider, offers a complete PCIe 5.0 solution stack that includes both PHY and controller IPs. Although both layers are crucial to achieving a fully compliant and high-performance PCIe interface, this paper deep dives into the technical challenges of PHY design, highlighting insights drawn from real-world design margins, receiver robustness, and advanced jitter analysis in the context of Gen5 systems.
LTTPR support is quickly becoming a cornerstone of next-gen DisplayPort architectures, particularly in automotive, industrial, and multi-display environments. Here's what you need to know.
